# SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design

#### Haoyang Zhang\*, Yuqi Xue\*, Yirui Eric Zhou, Shaobo Li, Jian Huang

# Systems Platform Research Group

\*Co-primary authors.



#### The Growing Need for Memory Expansion in Data Centers



#### CXL-based SSDs: A Promising Way to Expand Memory Capacity



# System Architecture of CXL-based SSDs





Directly access via load/store instructions

Mapped as Part of System's Physical Memory

#### Internal Architecture of CXL-SSD



### Current CXL-SSDs Face Significant Performance Challenges



End-to-end Execution Time of running different workloads using DRAM v.s. CXL-SSD

CXL-SSDs suffer from 1.5-31.4× worse performance than DRAM!

# Current CXL-SSDs Face Significant Performance Challenges



End-to-end Execution Time of running different workloads using DRAM v.s. CXL-SSD

# CXL-SSDs suffer from 1.5-31.4× worse performance than DRAM!





Excessive Processor Pipeline Stalls



#### Long Tail Latencies Cause Excessive Processor Pipeline Stalls



Flash access latency is order of magnitude higher than DRAM latency

# Long Tail Latencies Cause Excessive Processor Pipeline Stalls





Not Enough ILP / Not Enough Hardware Resource!

**CPU Core Stall!** 

**Can hide DRAM Latency** 

Low CPU resource utilization Low SSD bandwidth utilization

Modern processor techniques (e.g., OoO) are less effective to hide long flash latency

#### Access Granularity Mismatch Causes Inefficiencies



#### Access Granularity Mismatch Causes Inefficiencies



### Many Workloads Exhibit Poor Locality Within Each Page



Locality Distribution (CDF) of pages read from/flushed to flash memory. (Lower line means worse locality)

#### Many Workloads Exhibit Poor Locality Within Each Page



Locality Distribution (CDF) of pages read from flash memory. (Lower line means worse locality)

#### Many workloads suffer from severe DRAM space waste and write amplifications

# SkyByte: A Holistic Approach to Address CXL-SSD Challenges





#### Can We Hide Long Flash Latency with OS-Based Context Switches?



#### OS-based context switch opportunity is missing in CXL-SSDs!

#### Is It Possible to Build a New Context Switch Mechanism for CXL-SSDs?



#### Is It Possible to Build Context Switch Mechanism for CXL-SSDs?



#### Coordinated Context Switch Mechanism for CXL-SSDs



Systems Platform Research Group at UIUC

# Procedure of Coordinated Context Switch in SkyByte



# Procedure of Coordinated Context Switch in SkyByte



# Procedure of Coordinated Context Switch in SkyByte



CXL Memory Interface (to Host)

CXL-SSD	64B (Cacheline) Granularity Write Log
SSD DRAM	+
	4KB (Page) Granularity Data Cache
Flash Translation Layer	
Flash Memory	

#### Deploying A Cache-line Granular Write Log to Bridge the Granularity Gap



#### 64B (Cacheline) Granularity Write Log

#### The DRAM **Space** Could Be Significantly **wasted**

#### Save DRAM Space with A Finer Granularity

#### Severe Write Amplification

Reduce Flash Write Traffic with A Larger Coalescing Window

# Deploying an Indexing Table for Fast Log Lookup

#### **Read Request**



Both write log and data cache can hold **newest version of data** 

Lookups needed to access both data cache and log

Deploy an Indexing Hash Table to achieve fast log lookup

#### Supporting Efficient Log Indexing with a Two-level Hash Table



#### Supporting Efficient Log Indexing with a Two-level Hash Table



Traverse small 2<sup>nd</sup> level tables to look up all dirty data in each page

#### **Two-Level Hash Table**



#### Write Request



#### Update both write log and data cache (If hit)

Systems Platform Research Group at UIUC

# Maintaining Data Consistency with Simultaneous Flushing



### Expand SSD DRAM Cache with Adaptive Page Migration



# Put It All Together



#### Implementation

Benchmarks

- Trace Collection: Intel PIN •
- **Simulation**: Trace-driven simulator based on MacSim • and SimpleSSD

Name	Category	Memory Footprint	Write Ratio	
bfs-dense	Graph Processing	9.13GB	25%	
bc	Graph Processing	8.18GB	11%	
radix	HPC	9.60GB	29%	
srad	Image Processing	8.16GB	24%	
ycsb	Database	9.61GB	5.0%	
tpcc	Database	15.77GB	36%	
dIrm	Machine Learning	12.35GB	32%	
*SSD DRAM Cache Size Simulated: 512MB				

Baselines

- **Base-CSSD:** The SOTA CXL-based SSD
- **DRAM-only:** The ideal case assuming infinite DRAM

# SkyByte Evaluation

# End-to-End Performance Improvement of SkyByte



Normalized execution time of SkyByte variants over Base-CSSD (lower is better).

Skybyte-**P**: **P**age Migration

Skybyte-WP: P + Write Log

Skybyte-Full: WP + Context Switch SkyByte outperforms SOTA CXL-SSD designs by 6.11×

SkyByte reaches 75% of the performance of ideal case

# Write Traffic of SkyByte to Flash Chips



# SkyByte Summary



#### **Coordinated Context Switch**



#### Rearchitecting the SSD DRAM Cache



**Adaptive Page Migrations** 



Outperforms SOTA CXL-SSD by  $6.11 \times$ 

# **Thank You!**

Haoyang Zhang

#### Yuqi Xue, Yirui Eric Zhou, Shaobo Li, Jian Huang

# Systems Platform Research Group

